HDK
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Groups Pages
UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE > Member List

This is the complete list of members for UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >, including all inherited members.

asOptions() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
categoryName() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ChildNodeIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
childNodeNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ChildNodeRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
childNodeRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
childNodes() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
childStickyNotes() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ChildWireIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
childWireRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ChildWireRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
childWires() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
color() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
comment() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
constGraphData() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
DescendantNodeIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
descendantNodeRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
DescendantNodeRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
DescendantWireIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
descendantWireRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
DescendantWireRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
findChildNode(const UT_StringRef &child_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findChildStickyNote(const UT_StringRef &child_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findInputPort(const UT_StringRef &port_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findNode(const UT_StringRef &node_path) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findOutputPort(const UT_StringRef &port_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findParm(const UT_StringRef &parm_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findPort(UN_PortKind port_kind, const UT_StringRef &port_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
findValidUniqueChildNodeName(const UT_StringRef &child_name) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
graphData() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
inputPortNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
inputPortRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
inputPortReverseRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
inputPorts() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
inputPortTypeNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
isAnyInputPortConnectedToSrc() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
isAnyOutputPortConnectedToDst() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
isSubnet() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
isValid() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
metadata() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
name() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
nodeID() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
nonRootParent() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
operator bool() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inlineexplicit
outputPortNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
outputPortRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
outputPortReverseRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
outputPorts() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
outputPortTypeNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
parent() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ParmIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
parmNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ParmRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
parmRange() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
parms() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
parmTypeNames() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
path() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
PortIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
portNames(UN_PortKind port_kind) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
portRange(UN_PortKind port_kind) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
PortRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
PortReverseIterator typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
PortReverseRange typedefUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >
portReverseRange(UN_PortKind port_kind) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
ports(UN_PortKind port_kind) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
portTypeNames(UN_PortKind port_kind) const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
position() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
signatureName() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
tags() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
typeName() const UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inline
UN_NodeBase()=defaultUN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >protected
UN_NodeBase(GRAPH_DATA *graph_data, UN_NodeID node_id)UN_NodeBase< BASE_CLASS, GRAPH_DATA, NODE, PARM, PORT, STICKY_NOTE, WIRE >inlineprotected